![]() Yang Q, Bhuyan LN, Liu B (1989) Analysis and comparison of cache coherence protocols for a packet-switched multiprocessor. In: Proceeding of the 13th international symposium on low power electronics and design (ISLPED 2008), pp 247–252. Patel, Ghose K (2008) Energy-efficient MESI cache coherence with pro-active snoop filtering for multicore microprocessors. In: 29th digital avionics systems conference, pp 5.E.3-1–5.E.3-11. įuchsen R (2010) How to address certification for multi-core based IMA platforms: current status and potential solutions. īhardwaj K, Havasi M, Yao Y, Brooks DM, Lobato JMH, Wei G (2019) Determining optimal coherency interface for many-accelerator SoCs using Bayesian optimization. In: 2014 3rd international conference on eco-friendly computing and communication systems, pp 9–13. Mittal S, Nitin (2014) A new approach to directory based solution for cache coherence problem. In: Proceedings of the twenty-fifth Hawaii international conference on system sciences, vol 1, pp 427–436. Tomasevic M, Milutinovic V (1992) A simulation study of snoopy cache coherence protocols. Kaushik AM, Hassan M, Patel H (2021) Designing predictable cache coherence protocols for multi-core real-time systems. In: 2009 ISECS international colloquium on computing, communication, control, and management, pp 342–345. Jang YJ, Ro WW (2009) Evaluation of cache coherence protocols on multi-core systems with linear workloads. In: 2017 intelligent systems conference (IntelliSys), pp 304–309. Īl-Waisi Z, Agyeman MO (2017) An overview of on-chip cache coherence protocols. In: 2015 international conference on green computing and internet of things (ICGCIoT), pp 108–112. ![]() Joshi AD, Ramasubramanian N (2015) Comparison of significant issues in multicore cache coherence. ![]() Ros A, Acacio ME, Garcia JM (2010) A direct coherence protocol for many-core chip multiprocessors. ![]()
0 Comments
Leave a Reply. |
AuthorWrite something about yourself. No need to be fancy, just an overview. ArchivesCategories |